( en | de | ru )

 

Disambiguation of "Sousa, Leonel"

Author of the publication

copydeleteadd this publication to your clipboard
RNS Reverse Converters for Moduli Sets With Dynamic Ranges up to (8n+1)-bit.

, , and . IEEE Trans. Circuits Syst. I Regul. Pap., 60-I (6): 1487-1500 (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Leonel Tedesco

Carlos Sousa

Gideon Sousa

Ágabo Borges de Sousa

Maria Constança Dias Urbano Sousa

 

Other publications of authors with the same name

Randomised multi-modulo residue number system architecture for double-and-add to prevent power analysis side channel attacks., , , and . IET Circuits Devices Syst., 7 (5): 283-293 (2013)Multicore Parallelism Exploration Targeting 3D-HEVC Intra-Frame Prediction., , , , , and . IEEE Des. Test, 37 (3): 15-21 (2020)Improving the Efficiency of SVM Classification With FHE., , , and . IEEE Trans. Inf. Forensics Secur., (2020)An Efficient Scalable RNS Architecture for Large Dynamic Ranges., , and . J. Signal Process. Syst., 77 (1-2): 191-205 (2014)Preface.. Euro-Par Workshops, volume 6043 of Lecture Notes in Computer Science, page 69-70. Springer, (2009)Configurable Embedded Core for Controlling Electro-Mechanical Systems., and . ARC, volume 3985 of Lecture Notes in Computer Science, page 18-23. Springer, (2006)An improved RNS generator 2n +/- k based on threshold logic., , , and . VLSI-SoC, page 119-124. IEEE, (2010)A stochastic number representation for fully homomorphic cryptography., and . SiPS, page 1-6. IEEE, (2017)Collaborative inter-prediction on CPU+GPU systems., , , and . ICIP, page 1228-1232. IEEE, (2014)GPU acceleration of the HEVC decoder inter prediction module., , , and . GlobalSIP, page 1245-1249. IEEE, (2015)