( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
GPU acceleration of the HEVC decoder inter prediction module.

, , , и . GlobalSIP, стр. 1245-1249. IEEE, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Leonel Tedesco

Carlos Sousa

Gideon Sousa

Ágabo Borges de Sousa

Maria Constança Dias Urbano Sousa

 

Другие публикации лиц с тем же именем

GPU-assisted HEVC intra decoder., , , и . J. Real-Time Image Processing, 12 (2): 531-547 (2016)A Multifunctional Unit for Designing Efficient RNS-Based Datapaths., , , и . IEEE Access, (2017)A stochastic number representation for fully homomorphic cryptography., и . SiPS, стр. 1-6. IEEE, (2017)GPU acceleration of the HEVC decoder inter prediction module., , , и . GlobalSIP, стр. 1245-1249. IEEE, (2015)A tutorial overview on the properties of the discrete cosine transform for encoded image and video processing., и . Signal Process., 91 (11): 2443-2464 (2011)Accelerating the phylogenetic parsimony function on heterogeneous systems., , , и . Concurr. Comput. Pract. Exp., (2017)Fast transcoding architectures for insertion of non-regular shaped objects in the compressed DCT-domain., и . Signal Process. Image Commun., 18 (8): 659-683 (2003)Towards the Integration of Reverse Converters into the RNS Channels., , , и . IEEE Trans. Computers, 69 (3): 342-348 (2020)Multiobjective Frog-Leaping Optimization for the Study of Ancestral Relationships in Protein Data., , и . IEEE Trans. Evol. Comput., 22 (6): 879-893 (2018)RNS Reverse Converters for Moduli Sets With Dynamic Ranges up to (8n+1)-bit., , и . IEEE Trans. Circuits Syst. I Regul. Pap., 60-I (6): 1487-1500 (2013)