( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A 12nm 18.1TFLOPs/W Sparse Transformer Processor with Entropy-Based Early Exit, Mixed-Precision Predication and Fine-Grained Power Management.

, , , , , , , , , , , , , и . ISSCC, стр. 342-343. IEEE, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Shibashish Giri

Wolfgang Girisch

Joseph Girisch

Philipp Girichidis

Jana Girisch

 

Другие публикации лиц с тем же именем

The MosaicSim Simulator (Full Technical Report)., , , , , , , , , и . CoRR, (2020)Accelerators and Coherence: An SoC Perspective., , и . IEEE Micro, 38 (6): 36-45 (2018)DECADES: A 67mm2, 1.46TOPS, 55 Giga Cache-Coherent 64-bit RISC-V Instructions per second, Heterogeneous Manycore SoC with 109 Tiles including Accelerators, Intelligent Storage, and eFPGA in 12nm FinFET., , , , , , , , , и 7 other автор(ы). CICC, стр. 1-2. IEEE, (2023)Agile SoC Development with Open ESP : Invited Paper., , , , , , , , и . ICCAD, стр. 96:1-96:9. IEEE, (2020)A Scalable Methodology for Agile Chip Development with Open-Source Hardware Components., , , , , , , , , и 8 other автор(ы). ICCAD, стр. 20:1-20:9. ACM, (2022)SoCProbe: Compositional Post-Silicon Validation of Heterogeneous NoC-Based SoCs., , , , , , , , и . IEEE Des. Test, 40 (6): 64-75 (декабря 2023)Runtime reconfigurable memory hierarchy in embedded scalable platforms., , и . ASP-DAC, стр. 719-726. ACM, (2019)Parallel and Serial Computation in Nanomagnet Logic: An Overview., , и . IEEE Trans. Very Large Scale Integr. Syst., 26 (8): 1427-1437 (2018)Accelerators & Security: The Socket Approach., , и . IEEE Comput. Archit. Lett., 21 (2): 65-68 (2022)Enabling Heterogeneous, Multicore SoC Research with RISC-V and ESP., , , и . CoRR, (2022)