( en | de | ru )

 

Disambiguation of "Garcia-Herrero, Francisco"

Author of the publication

copydeleteadd this publication to your clipboard
Decoder for an enhanced serial generalized bit flipping algorithm.

, , and . ICECS, page 412-415. IEEE, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Julio Herrero García

Francisco Herrero Martin

Francisco Hita Garcia

Francisco Orengo Garcia

Francisco García Moreno

 

Other publications of authors with the same name

Radiation Hardened Digital Direct Synthesizer With CORDIC for Spaceborne Applications., , , , and . IEEE Access, (2020)Reed-Solomon Decoder Based on a Modified ePIBMA for Low-Latency 100 Gbps Communication Systems., , , and . CSSP, 38 (4): 1793-1810 (2019)Multiple-Vote Symbol-Flipping Decoder for Nonbinary LDPC Codes., , , and . IEEE Trans. Very Large Scale Integr. Syst., 22 (11): 2256-2267 (2014)Syndrome-Based Min-Sum vs OSD-0 Decoders: FPGA Implementation and Analysis for Quantum LDPC Codes., , , and . IEEE Access, (2021)Integration of a Real-Time CCSDS 410.0-B-32 Error-Correction Decoder on FPGA-Based RISC-V SoCs Using RISC-V Vector Extension., , , , and . IEEE Trans. Aerosp. Electron. Syst., 59 (5): 5835-5846 (October 2023)Reducing the Impact of Defects in Quantum-Dot Cellular Automata (QCA) Approximate Adders at Nano Scale., , , , and . IEEE Trans. Emerg. Top. Comput., 10 (2): 635-647 (2022)Combined Symbol Error Correction and Spare Through-Silicon Vias for 3D Memories., , and . IEEE Trans. Emerg. Top. Comput., 9 (4): 2139-2145 (2021)Reliability Analysis of ASIC Designs With Xilinx SRAM-Based FPGAs., , , and . IEEE Access, (2021)Design and implementation of efficient QCA full-adders using fault-tolerant majority gates., , , , and . J. Supercomput., 78 (6): 8056-8080 (2022)ACME-2: Improving the Extraction of Essential Bits in Xilinx SRAM-Based FPGAs., , , and . IEEE Trans. Circuits Syst. II Express Briefs, 69 (3): 1577-1581 (2022)