( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A Novel High Performance and Energy Efficient NUCA Architecture for STT-MRAM LLCs With Thermal Consideration.

, , , , , , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 39 (4): 803-815 (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Yuanqing Gao

Yuanqing Guo

Cheng-Yung Cheng

I-Fen Cheng

Ying Min Cheng

 

Другие публикации лиц с тем же именем

DOVA: A Dynamic Overwriting Voltage Adjustment for STT-RAM L1 Cache., , , , и . ISQED, стр. 408-414. IEEE, (2020)Architecture design with STT-RAM: Opportunities and challenges., , , , , и . ASP-DAC, стр. 109-114. IEEE, (2016)Write Back Energy Optimization for STT-MRAM-based Last-level Cache with Data Pattern Characterization., , , , , , и . ACM J. Emerg. Technol. Comput. Syst., 16 (3): 29:1-29:18 (2020)All-spin PUF: An Area-efficient and Reliable PUF Design with Signature Improvement for Spin-transfer Torque Magnetic Cell-based All-spin Circuits., , , , и . ACM J. Emerg. Technol. Comput. Syst., 18 (4): 71:1-71:20 (2022)A Survey of Test and Reliability Solutions for Magnetic Random Access Memories., , , , , и . Proc. IEEE, 109 (2): 149-169 (2021)ODESY: a novel 3T-3MTJ cell design with optimized area DEnsity, scalability and latencY., , , , и . ICCAD, стр. 118. ACM, (2016)TOTAL: Multi-Corners Timing Optimization Based on Transfer and Active Learning., , , , , , и . DAC, стр. 1-6. IEEE, (2023)Quantitative evaluation of reliability and performance for STT-MRAM., , , , , , и . ISCAS, стр. 1150-1153. IEEE, (2016)A body-biasing of readout circuit for STT-RAM with improved thermal reliability., , , , , и . ISCAS, стр. 1530-1533. IEEE, (2015)A Study of 3-D Power Delivery Networks With Multiple Clock Domains., и . IEEE Trans. Very Large Scale Integr. Syst., 24 (11): 3218-3231 (2016)