( en | de | ru )

 

Disambiguation of "Ozdemir, Serkan"

Author of the publication

copydeleteadd this publication to your clipboard
Yield-Aware Cache Architectures.

, , , , and . MICRO, page 15-25. IEEE Computer Society, (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Nehir Özdemir

Serkan Sertel

Serkan Het

Hasan Özdemir

Seyithan Özdemir

 

Other publications of authors with the same name

A new proposed GLCM texture feature: modified Rényi Deng entropy., , and . J. Supercomput., 79 (18): 21507-21527 (December 2023)Quantifying and coping with parametric variations in 3D-stacked microarchitectures., , , , , and . DAC, page 144-149. ACM, (2010)Thermal Management of On-Chip Caches Through Power Density Minimization., , , and . MICRO, page 283-293. IEEE Computer Society, (2005)Autonomous Power Trading Approaches of a Winner Broker., and . AMEC/TADA, volume 271 of Lecture Notes in Business Information Processing, page 143-156. Springer, (2016)A Winner Agent in a Smart Grid Simulation Platform., and . WI-IAT (2), page 206-213. IEEE Computer Society, (2015)978-1-4673-9618-9.Wholesale Bidding Approaches of an Autonomous Trading Agent in Electricity Markets., and . SmartER Europe, volume 495 of IFIP Advances in Information and Communication Technology, page 90-104. Springer, (2016)The strategy and architecture of a winner broker in a renowned agent-based smart grid competition., and . Web Intell., 15 (2): 165-183 (2017)Thermal Management of On-Chip Caches Through Power Density Minimization., , , and . IEEE Trans. Very Large Scale Integr. Syst., 15 (5): 592-604 (2007)Variable latency caches for nanoscale processor., , , , and . SC, page 20. ACM Press, (2007)Power density minimization for highly-associative caches in embedded processors., , , and . ACM Great Lakes Symposium on VLSI, page 100-104. ACM, (2006)