( en | de | ru )

 

Disambiguation of "Wong, Martin D. F."

Author of the publication

copydeleteadd this publication to your clipboard
Two-layer bus routing for high-speed printed circuit boards.

, and . ACM Trans. Design Autom. Electr. Syst., 11 (1): 213-227 (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Alexander D F Lahmann

Blaise F D Bourgeois

Walter Wong

Martin F Almstetter

Martin F Bürgisser

 

Other publications of authors with the same name

Simultaneous Buffer-sizing and Wire-sizing for Clock Trees Based on Lagrangian Relaxation., , , and . VLSI Design, 15 (3): 587-594 (2002)Channel/switchbox definition for VLSI building-block layout., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 10 (12): 1485-1493 (1991)A new approach to three- or four-layer channel routing., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 7 (10): 1094-1104 (1988)A Length-Matching Routing Algorithm for High-Performance Printed Circuit Boards., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 25 (12): 2784-2794 (2006)Timing-driven routing for FPGAs based on Lagrangian relaxation., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 22 (4): 506-510 (2003)On over-the-cell channel routing with cell orientations consideration., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 14 (6): 766-772 (1995)Simultaneous power supply planning and noise avoidance in floorplan design., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 24 (4): 578-587 (2005)A polynomial time-optimal diode insertion/routing algorithm for fixing antenna problem IC layout., , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 23 (1): 141-147 (2004)On minimizing the number of L-shaped channels in building-block layout VLSI., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 12 (6): 757-769 (1993)An ECO routing algorithm for eliminating coupling-capacitance violations., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 25 (9): 1754-1762 (2006)