Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A Novel Triple-Node-Upset-Tolerant CMOS Latch Design using Single-Node-Upset-Resilient Cells., , , , , , , , and . ITC-Asia, page 139-144. IEEE, (2019)Design of Wireless Network on Chip with Priority-Based MAC., , , , , and . Journal of Circuits, Systems, and Computers, 28 (8): 1950124:1-1950124:18 (2019)Single event double-upset fully immune and transient pulse filterable latch design for nanoscale CMOS., , , , and . Microelectron. J., (2017)Novel Critical Gate-Based Circuit Path-Level NBTI-Aware Aging Circuit Degradation Prediction., , , , , , and . J. Circuits Syst. Comput., 32 (10): 2350175:1-2350175:19 (August 2023)Design Guidelines and Feedback Structure of Ring Oscillator PUF for Performance Improvement., , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 43 (1): 71-84 (January 2024)Cross-Layer Dual Modular Redundancy Hardened Scheme of Flip-Flop Design Based on Sense-Amplifier., , , , , , , and . J. Circuits Syst. Comput., 30 (5): 2120003:1-2120003:16 (2021)A Compact TRNG Design for FPGA Based on the Metastability of RO-driven Shift Registers., , , , and . ACM Trans. Design Autom. Electr. Syst., 29 (1): 13:1-13:17 (January 2024)Dual-modular-redundancy and dual-level error-interception based triple-node-upset tolerant latch designs for safety-critical applications., , , , , , , and . Microelectron. J., (2021)Two sextuple cross-coupled SRAM cells with double-node-upset protection and cost optimization for aerospace applications., , , , , , and . Microelectron. J., (September 2023)A Novel Low-Cost TMR-Without-Voter Based HIS-Insensitive and MNU-Tolerant Latch Design for Aerospace Applications., , , , , , and . IEEE Trans. Aerosp. Electron. Syst., 56 (4): 2666-2676 (2020)