( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Improving Bandwidth Utilization using Eager Writeback.

, , и . J. Instruction-Level Parallelism, (2001)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Po-Hsien Lee

Simon S Lee

Wenjung Hsing

Chi-Wu Hsing

Linda Hsien

 

Другие публикации лиц с тем же именем

Pragmatic Integration of an SRAM Row Cache in Heterogeneous 3-D DRAM Architecture Using TSV., , и . IEEE Trans. Very Large Scale Integr. Syst., 21 (1): 1-13 (2013)Multiobjective Microarchitectural Floorplanning for 2-D and 3-D ICs., , , , , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 26 (1): 38-52 (2007)Region-based caching: an energy-delay efficient memory architecture for embedded processors., и . CASES, стр. 120-127. ACM, (2000)Adaptive transaction scheduling for transactional memory systems., и . SPAA, стр. 169-178. ACM, (2008)Kicking the tires of software transactional memory: why the going gets tough., , , , , и . SPAA, стр. 265-274. ACM, (2008)Chasing Carbon: The Elusive Environmental Footprint of Computing., , , , , , , и . IEEE Micro, 42 (4): 37-47 (2022)Energy-Efficient Network Memory for Ubiquitous Devices., , , , и . IEEE Micro, 23 (5): 60-70 (2003)Profile-guided microarchitectural floor planning for deep submicron processor design., , , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 25 (7): 1289-1300 (2006)An FPGA Approach to Quantifying Coherence Traffic Efficiency on Multiprocessor Systems., , и . FPL, стр. 47-53. IEEE, (2007)Information Flow Control in Machine Learning through Modular Model Architecture., , , , , , , , , и . CoRR, (2023)