( en | de | ru )

 

Disambiguation of "Liang, Yun"

Author of the publication

copydeleteadd this publication to your clipboard
Overcoming Data Transfer Bottlenecks in DNN Accelerators via Layer-Conscious Memory Managment.

, , , , and . FPGA, page 120. ACM, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Liang Liang

Liang-Liang Fu

Bettina Yunis

Hyong-Sik Yun

Yong-Seon Yun

 

Other publications of authors with the same name

Reproducibility of the coronary calcium measurement with different cardiac algorithms using multislice spiral CT., , , and . Medical Imaging: Image Processing, volume 4684 of SPIE Proceedings, SPIE, (2002)Component-Based Distributed Framework for Coherent and Real-Time Video Dehazing., , , , , and . CoRR, (2016)Throughput optimization for streaming applications on CPU-FPGA heterogeneous systems., , , , and . ASP-DAC, page 488-493. IEEE, (2017)Design Space exploration of FPGA-based accelerators with multi-level parallelism., , , , , and . DATE, page 1141-1146. IEEE, (2017)Survey on soft computing., and . Soft Comput., 24 (2): 761-770 (2020)Fune: An FPGA Tuning Framework for CNN Acceleration., and . IEEE Des. Test, 37 (1): 46-55 (2020)Patchwise scaling method for content-aware image resizing., , and . Signal Process., 92 (5): 1243-1257 (2012)BISWSRBS: A Winograd-based CNN Accelerator with a Fine-grained Regular Sparsity Pattern and Mixed Precision Quantization., , , , , , , , and . ACM Trans. Reconfigurable Technol. Syst., 14 (4): 18:1-18:28 (2021)ALEGO: Towards Cost-Aware Architecture and Integration Co-Design for Chiplet-based Spatial Accelerators., , , , and . CoRR, (2023)Chronos: A timing analyzer for embedded software., , , and . Sci. Comput. Program., 69 (1-3): 56-67 (2007)