( en | de | ru )

 

Disambiguation of "Reorda, Matteo Sonza"

Author of the publication

copydeleteadd this publication to your clipboard
A Source-to-Source Compiler for Generating Dependable Software.

, , , and . SCAM, page 35-44. IEEE Computer Society, (2001)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Matteo Garavoglia

Marco Matteo

Matteo Bertini

Matteo Gabba

Matteo Rini

 

Other publications of authors with the same name

New Techniques to Reduce the Execution Time of Functional Test Programs., , , and . IEEE Trans. Computers, 66 (7): 1268-1273 (2017)On-line Testing of an Off-the-shelf Microprocessor Board for Safety-critical Applications., , , , , , and . EDCC, volume 1150 of Lecture Notes in Computer Science, page 190-202. Springer, (1996)Approximate Equivalence Verification for Protocol Interface Implementation via Genetic Algorithms., , and . EvoWorkshops, volume 1596 of Lecture Notes in Computer Science, page 182-192. Springer, (1999)FlexFi: A Flexible Fault Injection Environment for Microprocessor-Based Systems., , and . SAFECOMP, volume 1698 of Lecture Notes in Computer Science, page 323-335. Springer, (1999)Test-Plan Optimization for Flying-Probes In-Circuit Testers., , , and . ITC-Asia, page 19-24. IEEE, (2019)Software-Based Self-Test for Transition Faults: a Case Study., , , and . VLSI-SoC, page 76-81. IEEE, (2019)BASTION: Board and SoC test instrumentation for ageing and no failure found., , , , , , , , and . DATE, page 115-120. IEEE, (2017)A Novel Sequence Generation Approach to Diagnose Faults in Reconfigurable Scan Networks., , , and . IEEE Trans. Computers, 69 (1): 87-98 (2020)System-level test bench generation in a co-design framework., , , , and . ETW, page 25-30. IEEE Computer Society, (2000)GATTO: a genetic algorithm for automatic test pattern generation for large synchronous sequential circuits., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 15 (8): 991-1000 (1996)