( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
End-to-End DNN Inference on a Massively Parallel Analog In Memory Computing Architecture.

, , , , , , и . CoRR, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Nazareno Linfante

Nazareno Aguirre

 

Другие публикации лиц с тем же именем

Enabling Mixed-Precision Quantized Neural Networks in Extreme-Edge Devices., , , , и . CoRR, (2020)DORY: Automatic End-to-End Deployment of Real-World DNNs on Low-Cost IoT MCUs., , , , , и . IEEE Trans. Computers, 70 (8): 1253-1268 (2021)11.3 Metis AIPU: A 12nm 15TOPS/W 209.6TOPS SoC for Cost- and Energy-Efficient Inference at the Edge., , , , , , , , , и 38 other автор(ы). ISSCC, стр. 212-214. IEEE, (2024)Scale up your In-Memory Accelerator: Leveraging Wireless-on-Chip Communication for AIMC-based CNN Inference., , , , , , , , , и . AICAS, стр. 170-173. IEEE, (2022)GVSoC: A Highly Configurable, Fast and Accurate Full-Platform Simulator for RISC-V based IoT Processors., , , , , и . ICCD, стр. 409-416. IEEE, (2021)End-to-End DNN Inference on a Massively Parallel Analog In Memory Computing Architecture., , , , , , и . CoRR, (2022)A 3 TOPS/W RISC-V Parallel Cluster for Inference of Fine-Grain Mixed-Precision Quantized Neural Networks., , , , , , , и . ISVLSI, стр. 1-6. IEEE, (2023)DORY: Automatic End-to-End Deployment of Real-World DNNs on Low-Cost IoT MCUs., , , , , и . CoRR, (2020)GVSoC: A Highly Configurable, Fast and Accurate Full-Platform Simulator for RISC-V based IoT Processors., , , , , и . CoRR, (2022)PATRONoC: Parallel AXI Transport Reducing Overhead for Networks-on-Chip targeting Multi-Accelerator DNN Platforms at the Edge., , , , , , , , и . DAC, стр. 1-6. IEEE, (2023)