Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Accelerating recurrent neural networks in analytics servers: Comparison of FPGA, CPU, GPU, and ASIC.

E. Nurvitadhi, J. Sim, D. Sheffield, A. Mishra, K. Srivatsan, and D. Marr. FPL, page 1-4. IEEE, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Unyong Sim

Sim Hägele

Gavin Sim

Kevin Sim

Woong-Scop Sim

Other publications of authors with the same name

CuPBoP: A Framework to Make CUDA Portable.R. Han, J. Chen, B. Garg, J. Young, J. Sim, and H. Kim. PPoPP, page 444-446. ACM, (2023)Supporting CUDA for an extended RISC-V GPU architecture.R. Han, B. Tine, J. Lee, J. Sim, and H. Kim. CoRR, (2021)A Configurable and Strong RAS Solution for Die-Stacked DRAM Caches.J. Sim, G. Loh, V. Sridharan, and M. O'Connor. IEEE Micro, 34 (3): 80-90 (2014)Resilient die-stacked DRAM caches.J. Sim, G. Loh, V. Sridharan, and M. O'Connor. ISCA, page 416-427. ACM, (2013)Evaluating and Enhancing Intel® Stratix® 10 FPGAs for Persistent Real-Time AI.E. Nurvitadhi, D. Kwon, A. Jafari, A. Boutros, J. Sim, P. Tomson, H. Sumbul, G. Chen, P. Knag, R. Kumar and 6 other author(s). FPGA, page 119. ACM, (2019)Specializing FGPU for Persistent Deep Learning.R. Ma, D. Chiou, J. Hsu, T. Tan, E. Nurvitadhi, D. Sheffield, R. Pelt, M. Langhammer, J. Sim, and A. Dasu. FPL, page 326-333. IEEE, (2019)Batch-Aware Unified Memory Management in GPUs for Irregular Workloads.H. Kim, J. Sim, P. Gera, R. Hadidi, and H. Kim. ASPLOS, page 1357-1370. ACM, (2020)ASPLOS 2020 was canceled because of COVID-19..Specializing FGPU for Persistent Deep Learning.R. Ma, J. Hsu, T. Tan, E. Nurvitadhi, D. Sheffield, R. Pelt, M. Langhammer, J. Sim, A. Dasu, and D. Chiou. ACM Trans. Reconfigurable Technol. Syst., 14 (2): 10:1-10:23 (2021)A Mostly-Clean DRAM Cache for Effective Hit Speculation and Self-Balancing Dispatch.J. Sim, G. Loh, H. Kim, M. O'Connor, and M. Thottethodi. MICRO, page 247-257. IEEE Computer Society, (2012)High performance binary neural networks on the Xeon+FPGA™ platform.D. Moss, E. Nurvitadhi, J. Sim, A. Mishra, D. Marr, S. Subhaschandra, and P. Leong. FPL, page 1-4. IEEE, (2017)

BibSonomy

Disambiguation of "Sim, Jaewoong"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Accelerating recurrent neural networks in analytics servers: Comparison of FPGA, CPU, GPU, and ASIC.

Please choose a person to relate this publication to

Unyong Sim

Sim Hägele

Gavin Sim

Kevin Sim

Woong-Scop Sim

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Sim, Jaewoong"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML Accelerating recurrent neural networks in analytics servers: Comparison of FPGA, CPU, GPU, and ASIC.

Please choose a person to relate this publication to

Unyong Sim

Sim Hägele

Gavin Sim

Kevin Sim

Woong-Scop Sim

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Accelerating recurrent neural networks in analytics servers: Comparison of FPGA, CPU, GPU, and ASIC.