( en | de | ru )

 

Disambiguation of "Garofalo, Angelo"

Author of the publication

copydeleteadd this publication to your clipboard
A transprecision floating-point cluster for efficient near-sensor data analytics.

, , , , , , , and . CoRR, (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Mauro Garofalo

Pietro Garofalo

Kristin Garofalo

Angelo Jotzoff

Angelo Jotzoff

 

Other publications of authors with the same name

DORY: Automatic End-to-End Deployment of Real-World DNNs on Low-Cost IoT MCUs., , , , , and . IEEE Trans. Computers, 70 (8): 1253-1268 (2021)Dustin: A 16-Cores Parallel Ultra-Low-Power Cluster with 2b-to-32b Fully Flexible Bit-Precision and Vector Lockstep Execution Mode., , , , , , and . CoRR, (2022)A Heterogeneous In-Memory Computing Cluster for Flexible End-to-End Inference of Real-World Deep Neural Networks., , , , , , and . IEEE J. Emerg. Sel. Topics Circuits Syst., 12 (2): 422-435 (2022)Shaheen: An Open, Secure, and Scalable RV64 SoC for Autonomous Nano-UAVs., , , , , , , , , and 8 other author(s). HCS, page 1-12. IEEE, (2023)Streamlining the OpenMP Programming Model on Ultra-Low-Power Multi-core MCUs., , , , and . ARCS, volume 12800 of Lecture Notes in Computer Science, page 167-182. Springer, (2021)ITA: An Energy-Efficient Attention and Softmax Accelerator for Quantized Transformers., , , , , , and . ISLPED, page 1-6. IEEE, (2023)A 1.15 TOPS/W, 16-Cores Parallel Ultra-Low Power Cluster with 2b-to-32b Fully Flexible Bit-Precision and Vector Lockstep Execution Mode., , , , , , and . ESSCIRC, page 267-270. IEEE, (2021)Enabling Mixed-Precision Quantized Neural Networks in Extreme-Edge Devices., , , , and . CoRR, (2020)A transprecision floating-point cluster for efficient near-sensor data analytics., , , , , , , and . CoRR, (2020)Dustin: A 16-Cores Parallel Ultra-Low-Power Cluster With 2b-to-32b Fully Flexible Bit-Precision and Vector Lockstep Execution Mode., , , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 70 (6): 2450-2463 (2023)