( en | de | ru )

 

Disambiguation of "Nagaria, Rajendra Kumar"

Author of the publication

copydeleteadd this publication to your clipboard
Anchor-based void detouring routing protocol in three dimensional IoT networks.

, , , , , and . Comput. Networks, (May 2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Rajendra Kumar

Rajendra Kumar Sud

Rajendra Kumar Gurumurthy

Rajendra Persaud

Rajendra Bari

 

Other publications of authors with the same name

On the New Design of sinusoid voltage Controlled oscillators Using Multiplier in CFA-Based Double Integrator Loop., , and . Journal of Circuits, Systems, and Computers, 19 (5): 939-948 (2010)An Angular 3D Path Selection Protocol in Wireless Sensor Networks., , , and . Open Comput. Sci., 11 (1): 190-207 (2021)Energy Efficient Angle based Route Selection in 3D Wireless Sensor Networks., , and . SICE, page 388-393. IEEE, (2019)Anchor-based void detouring routing protocol in three dimensional IoT networks., , , , , and . Comput. Networks, (May 2023)Optimization for offset and kickback-noise in novel CMOS double-tail dynamic comparator: A low-power, high-speed design approach using bulk-driven load., and . Microelectron. J., (2018)A Review on Robust Low Power System Level Digital Circuit Design Approaches in Nano-CMOS Technologies., and . ICCCT, page 371-375. ACM, (2015)Performance Analysis of High Speed Hybrid CMOS Full Adder Circuits for Low Voltage VLSI Design., , and . VLSI Design, (2012)A Low-Power, Sub-1-V All-MOSFET Subthreshold Voltage Reference Using Body Biasing., and . Journal of Circuits, Systems, and Computers, 28 (13): 1950215:1-1950215:22 (2019)Low-Power Adiabatic Computing with Improved Quasistatic Energy Recovery Logic., , and . VLSI Design, (2013)Enhanced Gain Low-Power CMOS Amplifiers: A Novel Design Approach Using Bulk-Driven Load and Introduction to GACOBA Technique., and . J. Circuits Syst. Comput., 27 (13): 1850204:1-1850204:17 (2018)