Author of the publication

An I/Q-multiplexed and OTA-shared CMOS pipelined ADC with an A-DQS S/H front-end for two-step-channel-select low-IF receiver.

, , , , , , , and . ISCAS (1), page 1068-1071. IEEE, (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

26.9 A 0.038mm2 SAW-less multiband transceiver using an N-Path SC gain loop., , and . ISSCC, page 452-454. IEEE, (2016)An open-source-input, ultra-wideband LNA with mixed-voltage ESD protection for full-band (170-to-1700 MHz) mobile TV tuners., , and . ISCAS, page 668-671. IEEE, (2008)A single-to-differential LNA topology with robust output gain-phase balancing against balun imbalance., , and . ISCAS, page 289-292. IEEE, (2011)Micropower two-stage amplifier employing recycling current-buffer Miller compensation., , , , and . ISCAS, page 1889-1892. IEEE, (2014)Low-Phase-Noise Wideband Mode-Switching Quad-Core-Coupled mm-wave VCO Using a Single-Center-Tapped Switched Inductor., , , and . IEEE J. Solid State Circuits, 53 (11): 3232-3242 (2018)A Multiband FDD SAW-Less Transmitter for 5G-NR Featuring a BW-Extended N-Path Filter-Modulator, a Switched-BB Input, and a Wideband TIA-Based PA Driver., , , , and . IEEE J. Solid State Circuits, 55 (12): 3387-3399 (2020)A Miniaturized 3-D-MRI Scanner Featuring an HV-SOI ASIC and Achieving a 10 × 8 × 8 mm3 Field of View., , , , and . IEEE J. Solid State Circuits, 58 (7): 2028-2039 (2023)A Fully Integrated 10-V Pulse Driver Using Multiband Pulse-Frequency Modulation in 65-nm CMOS., , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 29 (9): 1665-1669 (2021)A Constant-Power and Optimal-Transfer-Efficiency Wireless Inductive Power Transfer Converter for Battery Charger., , , , and . IEEE Trans. Ind. Electron., 71 (1): 450-461 (2024)A 529-μW Fractional-N All-Digital PLL Using TDC Gain Auto-Calibration and an Inverse-Class-F DCO in 65-nm CMOS., , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 69 (1): 51-63 (2022)