From post

Offset-Canceling Single-Ended Sensing Scheme With One-Bit-Line Precharge Architecture for Resistive Nonvolatile Memory in 65-nm CMOS.

, , , , , и . IEEE Trans. Very Large Scale Integr. Syst., 27 (11): 2548-2555 (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

A 90° phase-shift DLL with closed-loop DCC for high-speed mobile DRAM interface., , и . IEEE Trans. Consumer Electronics, 56 (4): 2400-2405 (2010)An MTJ-based non-volatile flip-flop for high-performance SoC., , , , , и . I. J. Circuit Theory and Applications, 42 (4): 394-406 (2014)MTJ based non-volatile flip-flop in deep submicron technology., , , , , и . ISOCC, стр. 424-427. IEEE, (2011)Noise-aware power optimization for on-chip interconnect., , , , и . ISLPED, стр. 108-113. ACM, (2000)Low-swing clock domino logic incorporating dual supply and dual threshold voltages., , и . DAC, стр. 467-472. ACM, (2002)Transistor sizing for reliable domino logic design in dual threshold voltage technologies., , и . ACM Great Lakes Symposium on VLSI, стр. 133-138. ACM, (2001)Pseudo NMOS based sense amplifier for high speed single-ended SRAM., , , , и . ICECS, стр. 331-334. IEEE, (2014)Single-Ended 9T SRAM Cell for Near-Threshold Voltage Operation With Enhanced Read Performance in 22-nm FinFET Technology., , , , , и . IEEE Trans. Very Large Scale Integr. Syst., 23 (11): 2748-2752 (2015)Architecture-Aware Analytical Yield Model for Read Access in Static Random Access Memory., , , , и . IEEE Trans. Very Large Scale Integr. Syst., 23 (4): 752-765 (2015)Sensing Margin Enhancement Technique Utilizing Boosted Reference Voltage for Low-Voltage and High-Density DRAM., , и . IEEE Trans. Very Large Scale Integr. Syst., 27 (10): 2413-2422 (2019)