( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
An automated design approach for CMOS LDO regulators.

, и . ASP-DAC, стр. 510-515. IEEE, (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Pradip Niyogi

Avradip Mandal

Soumyajit Mandal

Dipankar Mandal

Oliver Mandal

 

Другие публикации лиц с тем же именем

Technique for the reduction of output voltage ripple of switched capacitor-based DC??DC converters., и . IET Circuits Devices Syst., 5 (6): 442-450 (2011)Spur reduction in frequency synthesizer with an array of switched capacitors., , и . I. J. Circuit Theory and Applications, 43 (12): 1815-1831 (2015)Improvement of Power Efficiency and output voltage Ripple of Embedded DC-DC converters with Three Step Down ratios., , и . Journal of Circuits, Systems, and Computers, (2012)Hybrid bidirectional transceiver for multipoint-to-multipoint signalling across on-chip global interconnects., , и . IET Circuits Devices Syst., 14 (6): 780-787 (2020)Switched-Capacitor Common-Mode Feedback-Based Fully Differential Operational Amplifiers and its Usage in Implementation of Integrators., и . J. Circuits Syst. Comput., 29 (14): 2050223:1-2050223:17 (2020)Iterative Performance Model Upgradation in Geometric Programming Based Analog Circuit Sizing for Improved Design Accuracy., и . VLSI Design, стр. 376-381. IEEE Computer Society, (2012)Submanifolds of generalized \((k, )\) -space-forms., , и . Period. Math. Hung., 77 (2): 329-339 (2018)Current-mode echo cancellation for full-duplex chip-to-chip data communication., и . APCCAS, стр. 748-751. IEEE, (2010)A CAD methodology for automatic topology selection & sizing., и . SoCC, стр. 87-92. IEEE, (2011)Current-mode full-duplex (CMFD) signaling for high-speed chip-to-chip interconnect., и . Microelectron. J., 42 (7): 957-965 (2011)