From post

копировать удалить добавить публикацию в буфер
Запись сообщества
посмотреть историю данной записи
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

McSimA+: A manycore simulator with application-level+ simulation and detailed microarchitecture modeling.

J. Ahn, S. Li, S. O, и N. Jouppi. ISPASS, стр. 74-85. IEEE Computer Society, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

O Manuwald

O Nommensen

O Otsuka

O Riha

-O Rothhaupt

Другие публикации лиц с тем же именем

Hardware Architecture and Software Stack for PIM Based on Commercial DRAM Technology : Industrial Product.S. Lee, S. Kang, J. Lee, H. Kim, E. Lee, S. Seo, H. Yoon, S. Lee, K. Lim, H. Shin и 6 other автор(ы). ISCA, стр. 43-56. IEEE, (2021)History-Assisted Adaptive-Granularity Caches (HAAG$) for High Performance 3D DRAM Architectures.K. Chen, S. Li, J. Ahn, N. Muralimanohar, J. Zhao, C. Xu, S. O, Y. Xie, J. Brockman, и N. Jouppi. ICS, стр. 251-261. ACM, (2015)A 16Gb 9.5Gb/S/pin LPDDR5X SDRAM With Low-Power Schemes Exploiting Dynamic Voltage-Frequency Scaling and Offset-Calibrated Readout Sense Amplifiers in a Fourth Generation 10nm DRAM Process.D. Kim, B. Song, H. Ahn, W. Ko, S. Do, S. Cho, K. Kim, S. Oh, H. Joo, G. Park и 37 other автор(ы). ISSCC, стр. 448-450. IEEE, (2022)Microbank: Architecting Through-Silicon Interposer-Based Main Memory Systems.Y. Son, S. O, H. Yang, D. Jung, J. Ahn, J. Kim, J. Kim, и J. Lee. SC, стр. 1059-1070. IEEE Computer Society, (2014)Reducing memory access latency with asymmetric DRAM bank organizations.Y. Son, S. O, Y. Ro, J. Lee, и J. Ahn. ISCA, стр. 380-391. ACM, (2013)3D-Xpath: high-density managed DRAM architecture with cost-effective alternative paths for memory transactions.S. Lee, K. Lee, M. Sung, M. Alian, C. Kim, W. Cho, R. Oh, S. O, J. Ahn, и N. Kim. PACT, стр. 22:1-22:12. ACM, (2018)CIDR: A Cache Inspired Area-Efficient DRAM Resilience Architecture against Permanent Faults.S. O, S. Kwon, Y. Son, Y. Park, и J. Ahn. IEEE Comput. Archit. Lett., 14 (1): 17-20 (2015)McSimA+: A manycore simulator with application-level+ simulation and detailed microarchitecture modeling.J. Ahn, S. Li, S. O, и N. Jouppi. ISPASS, стр. 74-85. IEEE Computer Society, (2013)Defect Analysis and Cost-Effective Resilience Architecture for Future DRAM Devices.S. uhn Cha, S. O, H. Shin, S. Hwang, K. Park, S. Jang, J. Choi, G. Jin, Y. Son, H. Cho и 2 other автор(ы). HPCA, стр. 61-72. IEEE Computer Society, (2017)Row-buffer decoupling: A case for low-latency DRAM microarchitecture.S. O, Y. Son, N. Kim, и J. Ahn. ISCA, стр. 337-348. IEEE Computer Society, (2014)

BibSonomy

Disambiguation