( en | de | ru )

 

Disambiguation of "Wielage, Paul"

Author of the publication

copydeleteadd this publication to your clipboard
An Efficient On-Chip Network Interface Offering Guaranteed Services, Shared-Memory Abstraction, and Flexible Network Configuration.

, , , , and . DATE, page 878-883. IEEE Computer Society, (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Bernhard Wielage

Christian Wielage

Hanna Wielage

Thomas Wielage

Kerstin Wielage

 

Other publications of authors with the same name

Guaranteeing the Quality of Services in Networks on Chip., , , , , , , and . Networks on Chip, Kluwer / Springer, (2003)Trade Offs in the Design of a Router with Both Guaranteed and Best-Effort Services for Networks on Chip., , , , , , and . DATE, page 10350-10355. IEEE Computer Society, (2003)An efficient on-chip NI offering guaranteed services, shared-memory abstraction, and flexible network configuration., , , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 24 (1): 4-17 (2005)An Efficient On-Chip Network Interface Offering Guaranteed Services, Shared-Memory Abstraction, and Flexible Network Configuration., , , , and . DATE, page 878-883. IEEE Computer Society, (2004)Clock Synchronization through Handshake Signalling., , , and . ASYNC, page 59-68. IEEE Computer Society, (2002)XETAL-II: A 107 GOPS, 600mW Massively-Parallel Processor for Video Scene Analysis., , , , , , and . ISSCC, page 270-602. IEEE, (2007)Networks on Silicon: Combining Best-Effort and Guaranteed Services., , , and . DATE, page 423-425. IEEE Computer Society, (2002)Design and DfT of a high-speed area-efficient embedded asynchronous FIFO., , , and . DATE, page 853-858. EDA Consortium, San Jose, CA, USA, (2007)Test quality analysis and improvement for an embedded asynchronous FIFO., , , , , and . DATE, page 859-864. EDA Consortium, San Jose, CA, USA, (2007)5.1 A 5×80W 0.004% THD+N automotive multiphase Class-D audio amplifier with integrated low-latency ΔΣ ADCs for digitized feedback after the output filter., , , , , , , , , and 5 other author(s). ISSCC, page 86-87. IEEE, (2017)