( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A pure software ldpc decoder on a multi-core processor platform with reduced inter-processor communication cost.

, , , , , , и . ISCAS, стр. 2609-2612. IEEE, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Heiner Heng

Heng Li

Yi Heng

Nora Heng

Heng Wu

 

Другие публикации лиц с тем же именем

An preceding method for broadband beamforming using subband smooth in array domain., и . ICSPCC, стр. 1-4. IEEE, (2017)A 65nm 39GOPS/W 24-core processor with 11Tb/s/W packet-controlled circuit-switched double-layer network-on-chip and heterogeneous execution array., , , , , , , , , и 4 other автор(ы). ISSCC, стр. 56-57. IEEE, (2013)An 800MHz 320mW 16-core processor with message-passing and shared-memory inter-core communication mechanisms., , , , , , , , и . ISSCC, стр. 64-66. IEEE, (2012)A pure software ldpc decoder on a multi-core processor platform with reduced inter-processor communication cost., , , , , , и . ISCAS, стр. 2609-2612. IEEE, (2012)Multi-Level Spatiotemporal Network for Video Summarization., , , , , , и . ACM Multimedia, стр. 790-798. ACM, (2022)Modified Minimal-Connected-Component fault block model to deal with defective links and nodes for 2D-mesh NoCs., , , , и . ASICON, стр. 267-270. IEEE, (2011)Routing Protocol for Heterogeneous Wireless Sensor Networks Based on a Modified Grey Wolf Optimizer., , , и . Sensors, 20 (3): 820 (2020)A 16-Core Processor With Shared-Memory and Message-Passing Communications., , , , , , , , , и 5 other автор(ы). IEEE Trans. Circuits Syst. I Regul. Pap., 61-I (4): 1081-1094 (2014)Deepfake Detection using GAN Discriminators., , , , и . BigDataService, стр. 69-77. IEEE, (2021)