( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
An LSI for VDD-hopping and MPEG4 system based on the chip.

, , , и . ISCAS (4), стр. 918-921. IEEE, (2001)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Hirokazu Kawaguchi

Hiroshi Kawabe

Hiroshi Murata

Hiroshi Kubota

Hiroshi Uchida

 

Другие публикации лиц с тем же именем

7T SRAM Enabling Low-Energy Instantaneous Block Copy and Its Application to Transactional Memory., , , , , и . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 94-A (12): 2693-2700 (2011)A 10T Non-precharge Two-Port SRAM Reducing Readout Power for Video Processing., , , , , , , и . IEICE Trans. Electron., 91-C (4): 543-552 (2008)Aggregation Efficiency-Aware Greedy Incremental Tree Routing for Wireless Sensor Networks., , , , , и . IEICE Trans. Commun., 89-B (10): 2741-2751 (2006)Row-by-Row Dynamic Source-Line Voltage Control (RRDSV) Scheme for Two Orders of Magnitude Leakage Current Reduction of Sub-1-V-VDD SRAM's., , , , , , , , , и . IEICE Trans. Electron., 88-C (4): 760-767 (2005)Signal contributions to heavily diffusion-weighted functional magnetic resonance imaging investigated with multi-SE-EPI acquisitions., , , , , , , и . NeuroImage, (2014)An Ultrasound-Based Surveillance System for Bathroom Posture and Location Estimation., , , , , и . ICCE, стр. 1-5. IEEE, (2024)A 7T/14T Dependable SRAM and its Array Structure to Avoid Half Selection., , , , , и . VLSI Design, стр. 295-300. IEEE Computer Society, (2009)A 40-nm 0.5-V 12.9-pJ/Access 8T SRAM using low-power disturb mitigation technique., , , , , , и . ASP-DAC, стр. 77-78. IEEE, (2013)A physical unclonable function chip exploiting load transistors' variation in SRAM bitcells., , , и . ASP-DAC, стр. 79-80. IEEE, (2013)A 19-μA metabolic equivalents monitoring SoC using adaptive sampling., , , , , , , , и . ASP-DAC, стр. 37-38. IEEE, (2017)