( en | de | ru )

 

Disambiguation of "Kimura, Hiromitsu"

Author of the publication

copydeleteadd this publication to your clipboard
A 19-μA metabolic equivalents monitoring SoC using adaptive sampling.

, , , , , , , , and . ASP-DAC, page 37-38. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

T Kimura

Shuji Kimura

Naoji Kimura

Ikuo Kimura

Sachiko Kimura

 

Other publications of authors with the same name

A 15-μA metabolic equivalents monitoring system using adaptive acceleration sampling and normally off computing., , , , , , , , and . ICECS, page 61-64. IEEE, (2016)Multiple-Valued Logic-in-Memory VLSI Based on Ferroelectric Capacitor Storage and Charge Addition., , and . ISMVL, page 161-167. IEEE Computer Society, (2002)A 2.4 pJ ferroelectric-based non-volatile flip-flop with 10-year data retention capability., , , , , , and . A-SSCC, page 21-24. IEEE, (2014)A 14 µA ECG processor with robust heart rate monitor for a wearable healthcare system., , , , , , , , , and 2 other author(s). ESSCIRC, page 145-148. IEEE, (2013)A 38 μA wearable biosignal monitoring system with near field communication., , , , , , , , , and 3 other author(s). NEWCAS, page 1-4. IEEE, (2013)Multiple-Valued Logic-in-Memory VLSI Using MFSFETs and its Applications., , and . J. Multiple Valued Log. Soft Comput., 9 (1): 23-42 (2003)Highly Reliable Non-Volatile Logic Circuit Technology and Its Application., , , , , and . ISMVL, page 212-218. IEEE Computer Society, (2013)A Study of Multiple-Valued Magnetoresistive RAM (MRAM) Using Binary MTJ Devices., , , and . ISMVL, page 340-345. IEEE Computer Society, (2004)A 6.14µA normally-off ECG-SoC with noise tolerant heart rate extractor for wearable healthcare systems., , , , , , , , , and 5 other author(s). BioCAS, page 280-283. IEEE, (2014)DRAM-Cell-Based Multiple-Valued Logic-in-Memory VLSI with Charge Addition and Charge Storage., , and . ISMVL, page 423-429. IEEE Computer Society, (2000)