( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A Run-Time System for Partially Reconfigurable FPGAs: The case of STMicroelectronics SPEAr board.

, , , , и . PARCO, том 27 из Advances in Parallel Computing, стр. 553-562. IOS Press, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Marco D Alt

Gabriele Santambrogio

Monika Marcotty

Johannes Marcour

Hans-Ernst Marcolin

 

Другие публикации лиц с тем же именем

Towards a performance-as-a-service cloud., , , , , и . SoCC, стр. 26:1-26:2. ACM, (2013)Hardware DWT accelerator for MultiProcessor System-on-Chip on FPGA., , , , , , и . ICSAMOS, стр. 107-114. IEEE, (2006)From reconfigurable architectures to self-adaptive autonomic systems.. Int. J. Embed. Syst., 4 (3/4): 172-181 (2010)On the automatic integration of hardware accelerators into FPGA-based embedded systems., , , , , и . FPL, стр. 607-610. IEEE, (2012)Enhancing the Scalability of Multi-FPGA Stencil Computations via Highly Optimized HDL Components., , , , , и . ACM Trans. Reconfigurable Technol. Syst., 14 (3): 15:1-15:33 (2021)Starlight: A kernel optimizer for GPU processing., , , , и . J. Parallel Distributed Comput., (мая 2024)A Case Study for an Accelerated DCNN on FPGA-Based Embedded Distributed System., , , , и . IPDPS Workshops, стр. 91-94. IEEE, (2019)Partial Dynamic Reconfiguration: The Caronte Approach. A New Degree of Freedom in the HW/SW Codesign., и . FPL, стр. 1-2. IEEE, (2006)A Reconfigurable Network-on-Chip Architecture for Optimal Multi-Processor SoC Communication., , , , и . VLSI-SoC (Selected Papers), том 313 из IFIP Advances in Information and Communication Technology, стр. 232-250. Springer, (2008)Operating system support for online partial dynamic reconfiguration management., , и . FPL, стр. 455-458. IEEE, (2008)