Author of the publication

A 2.74-pJ/bit, 17.7-Gb/s Iterative Concatenated-BCH Decoder in 65-nm CMOS for NAND Flash Memory.

, , , , and . IEEE J. Solid State Circuits, 48 (10): 2531-2540 (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Improved Hard-Reliability Based Majority-Logic Decoding for Non-Binary LDPC Codes., and . IEEE Communications Letters, 21 (1): 230-233 (2017)Virtual Chip: Making Functional Models Work on Real Target Systems., , , , , and . DAC, page 170-173. ACM Press, (1998)Verification of a Microprocessor Using Real World Applications., , , and . DAC, page 181-184. ACM Press, (1999)Improved Successive-Cancellation Decoding of Polar Codes Based on Recursive Syndrome Decomposition., and . IEEE Communications Letters, 21 (11): 2344-2347 (2017)A Fast Successive Cancellation List Decoder for Polar Codes With an Early Stopping Criterion., and . IEEE Trans. Signal Process., 66 (18): 4971-4979 (2018)Address code generation for DSP instruction-set architectures., and . ACM Trans. Design Autom. Electr. Syst., 8 (3): 384-395 (2003)A Memory-Efficient IDMA Architecture Based on On-the-Fly Despreading., and . IEEE J. Solid State Circuits, 53 (11): 3327-3337 (2018)Synthesis of Application Specific Instructions for Embedded DSP Software., , , , , and . IEEE Trans. Computers, 48 (6): 603-614 (1999)FIR Filter Synthesis Considering Multiple Adder Graphs for a Coefficient., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 27 (5): 958-962 (2008)High-Speed H.264/AVC CABAC Decoding., and . IEEE Trans. Circuits Syst. Video Technol., 17 (4): 490-494 (2007)