Author of the publication

Designing scratchpad memory architecture with emerging STT-RAM memory technologies.

, , , , and . ISCAS, page 1244-1247. IEEE, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

GRT: A Reconfigurable SDR Platform with High Performance and Usability., , , , , , , and . SIGARCH Comput. Archit. News, 42 (4): 51-56 (2014)Rapid design space exploration of two-level unified caches., , , and . ISCAS, page 1937-1940. IEEE, (2014)EdgeFlow: Open-Source Multi-layer Data Flow Processing in Edge Computing for 5G and Beyond., , , , and . CoRR, (2018)Asymmetric-access aware optimization for STT-RAM caches with process variations., , , , and . ACM Great Lakes Symposium on VLSI, page 143-148. ACM, (2013)Exploring Memory Hierarchy Design with Emerging Memory Technologies. Lecture Notes in Electrical Engineering Springer, (2014)Accelerate context switch by racetrack-SRAM hybrid cells., , and . NANOARCH, page 115-116. ACM, (2016)A frequent-value based PRAM memory architecture., , , and . ASP-DAC, page 211-216. IEEE, (2011)The Case for FPGA-Based Edge Computing., , , , , , and . IEEE Trans. Mob. Comput., 21 (7): 2610-2619 (2022)Stability Analysis Method for Three-Phase Multi-Functional Grid-Connected Inverters With Unbalanced Local Loads Considering the Active Imbalance Compensation., , , , and . IEEE Access, (2018)GNNSampler: Bridging the Gap between Sampling Algorithms of GNN and Hardware., , , , , , , and . CoRR, (2021)