Author of the publication

A Scalable Deadlock-Free Static Routing Algorithm for Chiplet-Based Systems.

, , , , and . ICPADS, page 1350-1357. IEEE, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 65nm 39GOPS/W 24-core processor with 11Tb/s/W packet-controlled circuit-switched double-layer network-on-chip and heterogeneous execution array., , , , , , , , , and 4 other author(s). ISSCC, page 56-57. IEEE, (2013)A low power register file with asynchronously controlled read-isolation and software-directed write-discarding., , , , and . ISCAS, page 349-352. IEEE, (2013)A Shared Memory Module for Asynchronous Arrays of Processors., , and . EURASIP J. Embed. Syst., (2007)High Performance, Energy Efficiency, and Scalability With GALS Chip Multiprocessors., and . IEEE Trans. Very Large Scale Integr. Syst., 17 (1): 66-79 (2009)Architecture and Evaluation of an Asynchronous Array of Simple Processors., , , , , , , , and . J. Signal Process. Syst., 53 (3): 243-259 (2008)Architecture and Physical Implementation of Reconfigurable Multi-Port Physical Unclonable Functions in 65 nm CMOS., , , , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 96-A (5): 963-970 (2013)A 2D mesh NoC with self-configurable and shared-FIFOs routers., , , , and . ASICON, page 1-4. IEEE, (2013)A fast multi-core virtual platform and its application on software development., , , , and . ASICON, page 1-4. IEEE, (2013)A scalable and reconfigurable 2.5D integrated multicore processor on silicon interposer., , , , , and . CICC, page 1-4. IEEE, (2015)Hand gesture recognition algorithm combining hand-type adaptive algorithm and effective-area ratio for efficient edge computing., , , , and . J. Electronic Imaging, (2021)