Author of the publication

Exploring data placement in racetrack memory based scratchpad memory.

, , , and . NVMSA, page 1-5. IEEE, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A frequent-value based PRAM memory architecture., , , and . ASP-DAC, page 211-216. IEEE, (2011)EdgeFlow: Open-Source Multi-layer Data Flow Processing in Edge Computing for 5G and Beyond., , , , and . CoRR, (2018)Rapid design space exploration of two-level unified caches., , , and . ISCAS, page 1937-1940. IEEE, (2014)Asymmetric-access aware optimization for STT-RAM caches with process variations., , , , and . ACM Great Lakes Symposium on VLSI, page 143-148. ACM, (2013)Accelerate context switch by racetrack-SRAM hybrid cells., , and . NANOARCH, page 115-116. ACM, (2016)Analysis on the influence of different risk sharing on participants in the financing chain(October 2014)., , and . SOLI, page 113-118. IEEE, (2014)Characterizing Membership Privacy in Stochastic Gradient Langevin Dynamics., , , , , , , , and . AAAI, page 6372-6379. AAAI Press, (2020)Optimizing GPU energy efficiency with 3D die-stacking graphics memory and reconfigurable memory interface., , , and . ACM Trans. Archit. Code Optim., 10 (4): 24:1-24:25 (2013)GNNSampler: Bridging the Gap Between Sampling Algorithms of GNN and Hardware., , , , , , , and . ECML/PKDD (5), volume 13717 of Lecture Notes in Computer Science, page 498-514. Springer, (2022)Tailor: removing redundant operations in memristive analog neural network accelerators., , , , and . DAC, page 1009-1014. ACM, (2022)