Author of the publication

8.5 A 0.42ps-jitter -241.7dB-FOM synthesizable injection-locked PLL with noise-isolation LDO.

, , , , , and . ISSCC, page 150-151. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Feedforward compensation technique for all digital phase locked loop based synthesizers., , and . ISCAS, IEEE, (2006)A CMOS Smart Image Sensor LSI for Focal-Plane Compression., , , , , , , and . ASP-DAC, page 339-340. IEEE, (1998)A CMOS direct sampling mixer using Switched Capacitor Filter technique for software-defined radio., , , , and . ASP-DAC, page 103-104. IEEE, (2008)Radio receiver front-end using time-based all-digital ADC (TAD)., , , , , , , , , and 3 other author(s). ICECS, page 471-473. IEEE, (2014)A 7GS/s direct digital frequency synthesizer with a two-times interleaved RDAC in 65nm CMOS., , and . ESSCIRC, page 151-154. IEEE, (2017)Ultralow-Voltage High-Speed Flash ADC Design Strategy Based on FoM-Delay Product., , , and . IEEE Trans. Very Large Scale Integr. Syst., 23 (8): 1518-1527 (2015)The Effects of Switch Resistances on Pipelined ADC Performances and the Optimization for the Settling Time., and . IEICE Trans. Electron., 90-C (6): 1165-1171 (2007)RF Variable-Gain Amplifiers and AGC Loops for Digital TV Receivers., , , , , , and . IEICE Trans. Electron., 91-C (6): 854-861 (2008)A Consideration of Threshold Voltage Mismatch Effects and a Calibration Technique for Current Mirror Circuits., , and . IEICE Trans. Electron., 101-C (4): 224-232 (2018)Tunable CMOS Power Amplifiers for Reconfigurable Transceivers., , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 94-A (11): 2394-2401 (2011)