Author of the publication

Smart, adaptive mapping of parallelism in the presence of external workload.

, , and . CGO, page 13:1-13:10. IEEE Computer Society, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Compiler Reduction of Synchronisation in Shared Virtual Memory Systems., and . International Conference on Supercomputing, page 318-327. ACM, (1995)IATAC: a smart predictor to turn-off L2 cache lines., , , and . ACM Trans. Archit. Code Optim., 2 (1): 55-77 (2005)DLAS: An Exploration and Assessment of the Deep Learning Acceleration Stack., , , , and . CoRR, (2023)Loop Rolling for Code Size Reduction., , , , and . CGO, page 217-229. IEEE, (2022)SparseAdapt: Runtime Control for Sparse Linear Algebra on a Reconfigurable Accelerator., , , , , and . MICRO, page 1005-1021. ACM, (2021)Prodigy: Improving the Memory Latency of Data-Indirect Irregular Workloads Using Hardware-Software Co-Design., , , , , , , , , and 7 other author(s). HPCA, page 654-667. IEEE, (2021)The effect of cache models on iterative compilation for combined tiling and unrolling., , , and . Concurr. Comput. Pract. Exp., 16 (2-3): 247-270 (2004)Obituary: Peter Knijnenburg (1961-2007)., and . Concurr. Comput. Pract. Exp., 21 (1): 5 (2009)Merge or Separate?: Multi-job Scheduling for OpenCL Kernels on CPU/GPU Platforms., and . GPGPU@PPoPP, page 22-31. ACM, (2017)Neural architecture search as program transformation exploration., , and . ASPLOS, page 915-927. ACM, (2021)