From post

A large-current-output boosted voltage generator with non-overlapping clock control for sub-1-V memory applications.

, , , , и . ASP-DAC, стр. 288-291. IEEE Computer Society, (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

Defect-Tolerant and Energy-Efficient Training of Multi-Valued and Binary Memristor Crossbars for Near-Sensor Cognitive Computing., , и . ASICON, стр. 1-4. IEEE, (2019)Comparative Study on Leakage Current of Power-Gated SRAMs for 65-nm, 45-nm, 32-nm Technology Nodes., , и . J. Comput., 3 (3): 39-47 (2008)Defect-Tolerant Crossbar Training of Memristor Ternary Neural Networks., , и . ICECS, стр. 486-489. IEEE, (2019)New word-line driving scheme for suppressing oxide-tunneling leakage in sub-65-nm SRAMs., , , и . ISQED, стр. 459-464. IEEE Computer Society, (2009)Live demonstration: Memristor synaptic array with FPGA-implemented neurons for neuromorphic pattern recognition., , , , , и . APCCAS, стр. 742-743. IEEE, (2016)Memristor-based cellular nanoscale networks: Theory, circuits, and applications., , , , , и . ISCAS, стр. 1134-1137. IEEE, (2015)CMOS charge pumps using cross-coupled charge transfer switches with improved voltage pumping gain and low gate-oxide stress for low-voltage memory circuits., , , , и . ISCAS (5), стр. 545-548. IEEE, (2002)Memristor circuits and systems for future computing and bio-inspired information processing., , , и . BioCAS, стр. 456-459. IEEE, (2016)Hardware-Specific Optimization for Mapping of Convolutional Neural Networks to Memristor Crossbars., , , и . ASICON, стр. 1. IEEE, (2023)Sense amplifier driving scheme with adaptive delay line for reducing peak current and driving time variations in deep-sub-micron DRAMs., , , и . IEICE Electron. Express, 5 (13): 472-477 (2008)