( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
The power of first-order quantification over states in branching and linear time temporal logics.

, , и . Inf. Process. Lett., 91 (5): 201-210 (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Shivaji Dasgupta

Shyamal Dasgupta

Subho Dasgupta

Subhoranjan Dasgupta

Shyamal Dasgupta

 

Другие публикации лиц с тем же именем

Formal Interpretation of Assertion-Based Features on AMS Designs., и . IEEE Des. Test, 32 (1): 9-17 (2015)The Notion of Cross Coverage in AMS Design Verification., , , , , и . ASP-DAC, стр. 217-222. IEEE, (2020)Counterexample Ranking Using Mined Invariants., , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 32 (12): 1978-1991 (2013)Feature Indented Assertions for Analog and Mixed-Signal Validation., , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 35 (11): 1928-1941 (2016)Model checking on timed-event structures., , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 19 (5): 601-611 (2000)Multi-objective Low-Power CDFG Scheduling Using Fine-Grained DVS Architecture in Distributed Framework., , , , и . ISED, стр. 267-271. IEEE, (2012)Formal methods for coverage analysis of architectural power states in power-managed designs., , , и . ASP-DAC, стр. 585-590. IEEE, (2012)Some results on Parametric Temporal Logic., , и . Inf. Process. Lett., 111 (20): 994-998 (2011)V_THR: An Adaptive Load Balancing Algorithm., , и . J. Parallel Distributed Comput., 42 (2): 101-108 (1997)Differential Fault Analysis Automation., , , и . IACR Cryptology ePrint Archive, (2017)