Author of the publication

A Statistical Diagnosis Approach for Analyzing Design-Silicon Timing Mismatch.

, , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 28 (11): 1728-1741 (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Verification and Validation of Complex Digital Systems: An Industrial Perspective., and . ISQED, page 11-12. IEEE Computer Society, (2001)Functional Test Generation for Digital Circuits Described Using Binary Decision Diagrams., and . IEEE Trans. Computers, 35 (4): 375-379 (1986)Oscillation Ring Delay Test for High Performance Microprocessors., , , , and . J. Electron. Test., 16 (1-2): 147-155 (2000)Functional Testing of Semiconductor Random Access Memories., and . ACM Comput. Surv., 15 (3): 175-198 (1983)Efficient Algorithmic Circuit Verification Using Indexed BDDs., , , , and . FTCS, page 266-275. IEEE Computer Society, (1994)Design rewiring based on diagnosis techniques., , and . ASP-DAC, page 479-484. ACM, (2001)Editorial TVLSI Positioning - Continuing and Accelerating an Upward Trajectory., , , , , , , , , and 47 other author(s). IEEE Trans. Very Large Scale Integr. Syst., 27 (2): 253-280 (2019)Test Generation Based on High-Level Assertion Specification for PowerPCTM Microprocessor Embedded Arrays., and . J. Electron. Test., 13 (2): 121-135 (1998)Guest Editors' Introduction: Emerging Challenges and Solutions in SoC Verification., , , and . IEEE Des. Test, 34 (5): 5-6 (2017)Thermal Aware Global Routing of VLSI Chips for Enhanced Reliability., , , , and . ISQED, page 470-475. IEEE Computer Society, (2008)