( en | de | ru )

 

Disambiguation of "Natvig, Lasse"

Author of the publication

copydeleteadd this publication to your clipboard
Destructive-read in embedded DRAM, impact on power consumption.

, , , and . J. Embed. Comput., 2 (2): 249-260 (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Thorvald Natvig

Lasse Rabenstein

Lasse Lehnert

Lasse Rempe

Lasse Loft

 

Other publications of authors with the same name

A Quantitative Study of Memory System Interference in Chip Multiprocessor Architectures, , and . High Performance Computing and Communications, 10th IEEE International Conference on, (2009)Performance and Energy Efficiency Analysis of Data Reuse Transformation Methodology on Multicore Processor., , and . Euro-Par Workshops, volume 7640 of Lecture Notes in Computer Science, page 337-346. Springer, (2012)Destructive-read in embedded DRAM, impact on power consumption., , , and . J. Embed. Comput., 2 (2): 249-260 (2006)Simulating Parallel Architectures with BSPlab.. HPCN Europe, volume 2110 of Lecture Notes in Computer Science, page 547-550. Springer, (2001)Computational Computer Architecture Research at NTNU., and . ERCIM News, (2010)Load scheduling in smart buildings with bidirectional energy trading., , and . IPCCC, page 1-2. IEEE Computer Society, (2014)Experimental Validation of the Learning Effect for a Pedagogical Game on Computer Fundamentals., , and . IEEE Trans. Educ., 52 (1): 10-18 (2009)A compulsory yet motivating question/answer game to teach computer fundamentals., , and . Comput. Appl. Eng. Educ., 17 (2): 167-179 (2009)Performance and energy impact of parallelization and vectorization techniques in modern microprocessors., , and . Computing, 96 (12): 1179-1193 (2014)An LRU-based replacement algorithm augmented with frequency of access in shared chip-multiprocessor caches., , and . SIGARCH Comput. Archit. News, 35 (4): 45-52 (2007)