( en | de | ru )

 

Disambiguation of "Cristoloveanu, Sorin"

Author of the publication

copydeleteadd this publication to your clipboard
Performance and reliability of strained SOI transistors for advanced planar FDSOI technology.

, , , , , , , , , and . IRPS, page 2. IEEE, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Julia Sorina-Müller

Kai Söring

Julia Sorina-Müller

Jürgen Söring

Laurent Sorin

 

Other publications of authors with the same name

Novel back-biased UTBB lateral SCR for FDSOI ESD protections., , , , , and . ESSDERC, page 222-225. IEEE, (2013)Preliminary 3D TCAD electro-thermal simulations of BIMOS transistor in thin silicon film for ESD protection in FDSOI UTBB CMOS technology., , and . ICICDT, page 1-4. IEEE, (2015)Novel AlGaN/GaN omega-FinFETs with excellent device performances., , , , , , , , and . ESSDERC, page 323-326. IEEE, (2016)Thin-Film FD-SOI BIMOS Topologies for ESD Protection., , , and . IRPS, page 1-5. IEEE, (2019)Silicon on Insulator Technology.. The VLSI Handbook, CRC Press, (1999)Low-frequency noise in bare SOI wafers: Experiments and model., , , and . ESSDERC, page 286-289. IEEE, (2015)Sharp switching, hysteresis-free characteristics of Z2-FET for fast logic applications., , , , , and . ESSDERC, page 74-77. IEEE, (2018)Dual Ground Plane EDMOS in ultrathin FDSOI for 5V energy management applications., , , and . ESSDERC, page 134-137. IEEE, (2014)Z2-FET used as 1-transistor high-speed DRAM., , , and . ESSDERC, page 197-200. IEEE, (2012)Comparison of low-temperature electrical characteristics of gate-all-around nanowire FETs, Fin FETs and fully-depleted SOI FETs., , , , , and . Microelectron. Reliab., 51 (5): 885-888 (2011)