( en | de | ru )

 

Disambiguation of "Kubalík, Pavel"

Author of the publication

copydeleteadd this publication to your clipboard
An ASIC linear congruence solver synthesized with three cell libraries.

, , , and . ICECS, page 706-709. IEEE, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Dietrich Pavel

Wieland Werther Pavel

Luciana Pavel

Ji Pavelka

Jonas Philipp Pavelka

 

Other publications of authors with the same name

Design of a Residue Number System Based Linear System Solver in Hardware., , , and . J. Signal Process. Syst., 87 (3): 343-356 (2017)Design of a High-Throughput Match Search Unit for Lossless Compression Algorithms., , and . CCWC, page 732-738. IEEE, (2019)Fault Injection and Simulation for Fault Tolerant Reconfigurable Duplex System., , and . DDECS, page 357-360. IEEE Computer Society, (2007)An Efficient Multiple-Parity Generator Design for On-Line Testing on FPGA., , and . DSD, page 96-99. IEEE Computer Society, (2008)Low Power Wireless Data Transfer for Internet of Things: GSM Network Measuring Results., , and . MECO, page 1-5. IEEE, (2020)Feasibility of a Neural Network with Linearly Approximated Functions on Zynq FPGA., and . ICECS 2022, page 1-4. IEEE, (2022)Approximate arithmetic for modern neural networks and FPGAs., and . MECO, page 1-4. IEEE, (2022)Fault Models Usability Study for On-line Tested FPGA., , , and . DSD, page 287-290. IEEE Computer Society, (2011)LZ4 compression algorithm on FPGA., , and . ICECS, page 179-182. IEEE, (2015)Dependability Computation for Fault Tolerant Reconfigurable Duplex System., , and . DDECS, page 100-102. IEEE Computer Society, (2006)