( en | de | ru )

 

Disambiguation of "Ker, Ming-Dou"

Author of the publication

copydeleteadd this publication to your clipboard
Design on mixed-voltage I/O buffer with blocking NMOS and dynamic gate-controlled circuit for high-voltage-tolerant applications.

, , and . ISCAS (2), page 1859-1862. IEEE, (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Keqi Dou

Keqi Dou

Wei Dou

Huating Dou

Shouzhi Dou

 

Other publications of authors with the same name

A High-Voltage-Tolerant and Precise Charge-Balanced Neuro-Stimulator in Low Voltage CMOS Process., and . IEEE Trans. Biomed. Circuits Syst., 10 (6): 1087-1099 (2016)Design and analysis of the on-chip ESD protection circuit with a constant input capacitance for high-precision analog applications., , , and . ISCAS, page 61-64. IEEE, (2000)Single Chip of Electrostatic Discharge Detector for IC Manufacturing Field Control., and . VLSI-DAT, page 1-4. IEEE, (2022)Hardware/firmware co-design in an 8-bits microcontroller to solve the system-level ESD issue on keyboard., and . Microelectron. Reliab., 41 (3): 417-429 (2001)New Transient Detection Circuit for On-Chip Protection Design Against System-Level Electrical-Transient Disturbance., and . IEEE Trans. Ind. Electron., 57 (10): 3533-3543 (2010)Circuit solutions on ESD protection design for mixed-voltage I/O buffers in nanoscale CMOS., and . CICC, page 689-696. IEEE, (2009)Design of 2xVDD-tolerant I/O buffer with 1xVDD CMOS devices., and . CICC, page 539-542. IEEE, (2009)High-voltage-tolerant stimulator with adaptive loading consideration for electronic epilepsy prosthetic SoC in a 0.18-µm CMOS process., , and . NEWCAS, page 125-128. IEEE, (2012)A fully integrated 8-channel closed-loop neural-prosthetic SoC for real-time epileptic seizure control., , , , , , , , , and 13 other author(s). ISSCC, page 286-287. IEEE, (2013)Method to Evaluate Cable Discharge Event (CDE) Reliability of Integrated Circuits in CMOS Technology., and . ISQED, page 597-602. IEEE Computer Society, (2006)