Author of the publication

Optimization of behavioral IPs in multi-processor system-on-chips.

, and . ASP-DAC, page 336-341. IEEE, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Design space exploration of heterogeneous MPSoCs with variable number of hardware accelerators., , , , , , and . Microprocess. Microsystems, (2019)A contrast-composition-distraction framework to understand product photo background's impact on consumer interest in E-commerce., , , , and . Decis. Support Syst., (March 2024)Optimization of behavioral IPs in multi-processor system-on-chips., and . ASP-DAC, page 336-341. IEEE, (2016)HW acceleration of multiple applications on a single FPGA., and . FPT, page 284-285. IEEE, (2014)Prediction of Hospital Readmission for Heart Disease: A Deep Learning Approach., , , , , , , and . ICSH, volume 11924 of Lecture Notes in Computer Science, page 16-26. Springer, (2019)P1 as an objective auditory rehabilitation assessing indicator for cochlear implant children., , , , , and . CIVEMSA, page 1-4. IEEE, (2019)Accelerating cycle-accurate system-level simulations through behavioral templates., , and . Integr., (2018)Characterization and optimization of behavioral hardware accelerators in heterogeneous MPSoCs., , , and . ReCoSoC, page 1-8. IEEE, (2017)Configurable SoC In-Situ Hardware/Software Co-Design Design Space Exploration., , and . ICCD, page 509-512. IEEE Computer Society, (2017)