( en | de | ru )

 

Disambiguation of "Fanucci, Luca"

Author of the publication

copydeleteadd this publication to your clipboard
A High-Voltage Low-Power DC-DC buck regulator for automotive applications.

, , and . DATE, page 937-940. IEEE Computer Society, (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Luca Rizzini

Luca Tranchini

Luca Tuninetti

Alfonz Luca

Marcello Lucà

 

Other publications of authors with the same name

How Green IS Your Cloud? - A 64-b ARM-based Heterogeneous Computing Platform with NoC Interconnect for Server-on-chip Energy-efficient Cloud Computing., , and . CLOSER, page 135-140. SciTePress, (2012)Context-Aware Algorithmic/Architectural Solutions for Real-time Embedded Video Systems., , and . WISES, page 79-90. Graz University of Technology, (2004)Design of a Low-Power VLSI Macrocell for Nonlinear Adaptive Video Noise Reduction., , and . EURASIP J. Adv. Signal Process., 2004 (12): 1921-1930 (2004)Design, implementation and verification through a real-time test-bed of a multi-rate CDMA adaptive interference mitigation receiver for satellite communication., , , , and . Int. J. Satell. Commun. Netw., 21 (1): 39-64 (2003)Machine learning assistive application for users with speech disorders., , , and . Appl. Soft Comput., (2021)Architectural Implications for Inference of Graph Neural Networks on CGRA-based Accelerators., , , and . PRIME, page 373-376. IEEE, (2022)Low-error digital hardware implementation of artificial neuron activation functions and their derivative., , , and . Microprocess. Microsystems, 35 (6): 557-567 (2011)Delay-lines jitter modeling and efficiency analysis in FinFET technology., , , and . ICECS, page 1-5. IEEE, (2021)Data driven VLSI computation for low power DCT-based video coding., and . ICECS, page 541-544. IEEE, (2002)High-throughput, low complexity, parametrizable VLSI architecture for full search block matching algorithm for advanced multimedia applications., , , , and . ICECS, page 1479-1482. IEEE, (1999)