( en | de | ru )

 

Disambiguation of "Iyer, Subramanian S."

Author of the publication

copydeleteadd this publication to your clipboard
Toward Human-Scale Brain Computing Using 3D Wafer Scale Integration.

, , , and . JETC, 13 (3): 45:1-45:21 (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Balasubramaniam Iyer

Preeti Ramesh Iyer

Balasubramaniam Iyer

Chandrasekhar Iyer

Balasubramaniam Iyer

 

Other publications of authors with the same name

Toward Human-Scale Brain Computing Using 3D Wafer Scale Integration., , , and . JETC, 13 (3): 45:1-45:21 (2017)Three-Dimensional Dynamic Random Access Memories Using Through-Silicon-Vias., , , , , , , , and . IEEE J. Emerg. Sel. Topics Circuits Syst., 6 (3): 373-384 (2016)An 8T eNVSRAM Macro in 22nm FDSOI Standard Logic with Simultaneous Full-Array Data Restore for Secure IoT Devices., and . ISSCC, page 434-435. IEEE, (2023)Large-Scale Quantum System Design on Nb-based Superconducting Silicon Interconnect Fabric., and . ISQED, page 315. IEEE, (2021)Hybrid Obfuscation of Chiplet-Based Systems., , , , and . DAC, page 1-6. IEEE, (2023)Designing a 2048-Chiplet, 14336-Core Waferscale Processor., , , , , , , , , and . DAC, page 1183-1188. IEEE, (2021)Oxygen vacancy traps in Hi-K/Metal gate technologies and their potential for embedded memory applications., , , , , , , , , and 3 other author(s). IRPS, page 2. IEEE, (2015)45-nm silicon-on-insulator CMOS technology integrating embedded DRAM for high-performance server and ASIC applications., , , , , , , , , and 10 other author(s). IBM J. Res. Dev., 55 (3): 5 (2011)Integrated neural interfaces., , , , , , , , and . MWSCAS, page 1045-1048. IEEE, (2017)Dynamic intrinsic chip ID using 32nm high-K/metal gate SOI embedded DRAM., , , , , and . VLSIC, page 146-147. IEEE, (2012)