Author of the publication

Design and design automation of rectification logic for engineering change.

, , , and . ASP-DAC, page 1006-1009. ACM Press, (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A Floating-Point 6T SRAM In-Memory-Compute Macro Using Hybrid-Domain Structure for Advanced AI Edge Chips., , , , , , , , , and 7 other author(s). IEEE J. Solid State Circuits, 59 (1): 196-207 (January 2024)A 16 nm 140 TOPS/W 5 μJ/Inference Keyword Spotting Engine Based on 1D-BCNN., , , , , , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 70 (12): 4564-4568 (December 2023)Efficient Wakeup Scheduling Considering Both Resource Usage and Timing Budget for Power Gating Designs., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 31 (7): 1041-1049 (2012)MONAS: Multi-Objective Neural Architecture Search using Reinforcement Learning., , , , , , and . CoRR, (2018)A timing-driven pseudoexhaustive testing for VLSI circuits., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 20 (1): 147-158 (2001)Spare Cells With Constant Insertion for Engineering Change., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 28 (3): 456-460 (2009)Charge-sharing alleviation and detection for CMOS domino circuits., , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 20 (2): 266-280 (2001)Perfect Hashing Based Parallel Algorithms for Multiple String Matching on Graphic Processing Units., , , and . IEEE Trans. Parallel Distributed Syst., 28 (9): 2639-2650 (2017)Sleep Transistor Sizing for Leakage Power Minimization Considering Charge Balancing., , and . IEEE Trans. Very Large Scale Integr. Syst., 17 (9): 1330-1334 (2009)Embedding Repeaters in Silicon IPs for Cross-IP Interconnections., , , and . IEEE Trans. Very Large Scale Integr. Syst., 21 (3): 597-601 (2013)