( en | de | ru )

 

Disambiguation of "Kosuge, Atsutake"

Author of the publication

copydeleteadd this publication to your clipboard
A 7-nm FinFET 1.2-TB/s/mm2 3D-Stacked SRAM Module With 0.7-pJ/b Inductive Coupling Interface Using Over-SRAM Coil and Manchester-Encoded Synchronous Transceiver.

, , , , and . IEEE J. Solid State Circuits, 58 (7): 2075-2086 (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Kosuge, Atsutake
add a person with the name Kosuge, Atsutake
 

Other publications of authors with the same name

Inductively-powered wireless solid-state drive (SSD) system with merged error correction of high-speed non-contact data links and NAND flash memory., , , , , , , and . VLSIC, page 128-. IEEE, (2015)A 7-nm FinFET 1.2-TB/s/mm2 3D-Stacked SRAM with an Inductive Coupling Interface Using Over-SRAM Coils and Manchester-Encoded Synchronous Transceivers., , , , and . HCS, page 1-14. IEEE, (2022)A 16 nJ/Classification FPGA-Based Wired-Logic DNN Accelerator Using Fixed-Weight Non-Linear Neural Net., , and . IEEE J. Emerg. Sel. Topics Circuits Syst., 11 (4): 751-761 (2021)A 7 Gb/s Micro Rotatable Transmission Line Coupler with Deep Proximity Coupling Mode and Ground Shielding Vias., , , , and . ICECS 2022, page 1-4. IEEE, (2022)Analytical thruchip inductive coupling channel design optimization., , , , , and . ASP-DAC, page 731-736. IEEE, (2016)A 183.4nJ/inference 152.8μW Single-Chip Fully Synthesizable Wired-Logic DNN Processor for Always-On 35 Voice Commands Recognition Application., , , , , and . VLSI Technology and Circuits, page 1-2. IEEE, (2023)24.4 A 6.5Gb/s Shared bus using electromagnetic connectors for downsizing and lightening satellite processor system by 60%., , , , and . ISSCC, page 1-3. IEEE, (2015)A 0.15-mm-Thick Noncontact Connector for MIPI Using a Vertical Directional Coupler., , , , , , , and . IEEE J. Solid State Circuits, 49 (1): 223-231 (2014)Circuit and package design for 44GB/s inductive-coupling DRAM/SoC interface., , , , and . ASP-DAC, page 44-45. IEEE, (2015)Design and analysis for ThruChip design for manufacturing (DFM)., , , , , and . ASP-DAC, page 46-47. IEEE, (2015)