Author of the publication

Inductively-powered wireless solid-state drive (SSD) system with merged error correction of high-speed non-contact data links and NAND flash memory.

, , , , , , , and . VLSIC, page 128-. IEEE, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Versatile TLC NAND flash memory control to reduce read disturb errors by 85% and extend read cycles by 6.7-times of Read-Hot and Cold data for cloud data centers., , and . VLSI Circuits, page 1-2. IEEE, (2016)0.6 V operation, 16 % faster set/reset ReRAM boost converter with adaptive buffer voltage for ReRAM and NAND flash hybrid solid-state drives., , and . ISQED, page 81-86. IEEE, (2017)Word-line batch Vth modulation of TLC NAND flash memories for both write-hot and cold data., and . A-SSCC, page 161-164. IEEE, (2017)Silicon 3D-integration technology and systems., , , , , , , , , and . ISSCC, page 510-511. IEEE, (2010)Periodic Data Eviction Algorithm of SCM/NAND Flash Hybrid SSD with SCM Retention Time Constraint Capabilities at Extremely High Temperature., , and . NVMTS, page 1-5. IEEE, (2018)Observation and Analysis of Bit-by-Bit Cell Current Variation During Data-Retention of TaOx-based ReRAM., , , and . ESSDERC, page 46-49. IEEE, (2018)Data-Aware Partial ECC with Data Modulation of ReRAM with Non-volatile In-memory Computing for Image Recognition with Deep Neural Network., , , , and . ISCAS, page 1-5. IEEE, (2018)Understanding the Relation Between the Performance and Reliability of nand Flash/SCM Hybrid Solid-State Drive., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 24 (6): 2208-2219 (2016)Workload-aware Data-eviction Self-adjusting System of Multi-SCM Storage to Resolve Trade-off between SCM Data-retention Error and Storage System Performance., , , , and . ASP-DAC, page 319-324. IEEE, (2020)Analysis of Operation Margin and Read Speed in 6T- and 8T-SRAM with Local Electron Injected Asymmetric Pass Gate Transistor., , , , and . IEICE Trans. Electron., 95-C (4): 564-571 (2012)