( en | de | ru )

 

Disambiguation of "Rokicki, Simon"

Author of the publication

copydeleteadd this publication to your clipboard
Hybrid-DBT: Hardware/Software Dynamic Binary Translation Targeting VLIW.

, , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 38 (10): 1872-1885 (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Markus Rokicki

Marcus Simon

Erstellung und Validierung eines Fragebogens für die Patientenbeurteilung der perioperativen Phase, PPP-Fragebogen. Uni Marburg, (2009)

Christine Simon

Vollblutaggregation beim Hund: Vergleich der Methode nach Born mit einer errechneten Aggregation nach Thrombozytenzählung mittels konventioneller Hämatologiesysteme. Uni Gießen, (2009)

Simon Schilling

Beitrag zur dynamischen Fehlerbaumanalyse ohne Modulbildung und zustandsbasierte Erweiterungen. Uni Wuppertal, (2009)

Simon Hohenester

Zur Bedeutung von Proteinkinasen und Phosphatidylinositol-Kinasen für (anti)-cholestatische und (anti)-apoptotische Effekte von Gallensäuren in der Leberzelle. Uni München, (2009)
 

Other publications of authors with the same name

GhostBusters: Mitigating Spectre Attacks on a DBT-Based Processor.. DATE, page 927-932. IEEE, (2020)Accélération matérielle pour la traduction dynamique de programmes binaires. (Hardware Accelerated Dynamic Binary Translation).. University of Rennes 1, France, (2018)Toward Speculative Loop Pipelining for High-Level Synthesis., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 39 (11): 4229-4239 (2020)Design Exploration of RISC-V Soft-Cores through Speculative High-Level Synthesis., , and . FPT, page 1-6. IEEE, (2022)SpecHLS: Speculative Accelerator Design Using High-Level Synthesis., , and . IEEE Micro, 42 (5): 99-107 (2022)Attack Detection Through Monitoring of Timing Deviations in Embedded Real-Time Systems., , and . ECRTS, volume 165 of LIPIcs, page 8:1-8:22. Schloss Dagstuhl - Leibniz-Zentrum für Informatik, (2020)Hardware-accelerated dynamic binary translation., , and . DATE, page 1062-1067. IEEE, (2017)RT-DFI: Optimizing Data-Flow Integrity for Real-Time Systems., , , , and . ECRTS, volume 231 of LIPIcs, page 18:1-18:24. Schloss Dagstuhl - Leibniz-Zentrum für Informatik, (2022)A Unified Memory Dependency Framework for Speculative High-Level Synthesis., , and . CC, page 13-25. ACM, (2024)What You Simulate Is What You Synthesize: Designing a Processor Core from C++ Specifications., , , and . ICCAD, page 1-8. ACM, (2019)