( en | de | ru )

 

Disambiguation of "Gracia, Darío Suárez"

Author of the publication

copydeleteadd this publication to your clipboard
Analytical Model for Memory-Centric High Level Synthesis-Generated Applications.

, , , and . IEEE Trans. Computers, 70 (12): 2056-2069 (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Darío Mock

Darío Echandía

Vicente Cortés Suárez

Vicente Cortés-Suárez

Amarilis Suárez Quesada

 

Other publications of authors with the same name

RRCD: Redirección de Registros Basada en Compresión de Datos para Tolerar FallosPermanentes en una GPU., , , and . CoRR, (2021)Parallelizing Workload Execution in Embedded and High-Performance Heterogeneous Systems., , , , , , , and . CoRR, (2018)DynAMO: Improving Parallelism Through Dynamic Placement of Atomic Memory Operations., , , , , , and . ISCA, page 30:1-30:13. ACM, (2023)Abstract Representation of Shared Data for Heterogeneous Computing., , , , , and . LCPC, volume 11403 of Lecture Notes in Computer Science, page 145-162. Springer, (2017)Concertina: Squeezing in Cache Content to Operate at Near-Threshold Voltage., , , , and . IEEE Trans. Computers, 65 (3): 755-769 (2016)Shrinking L1 Instruction Caches to Improve Energy-Delay in SMT Embedded Processors., , , , and . ARCS, volume 7767 of Lecture Notes in Computer Science, page 256-267. Springer, (2013)Efficient Semantic Segmentation with Hyperspectral Images., , , and . ROBOT (1), volume 589 of Lecture Notes in Networks and Systems, page 187-198. Springer, (2022)Automatic discovery of performance and energy pitfalls in HTML and CSS., , , , and . IISWC, page 82-83. IEEE Computer Society, (2012)Dynamic construction of circuits for reactive traffic in homogeneous CMPs., , , , and . DATE, page 1-4. European Design and Automation Association, (2014)Analytical Model for Memory-Centric High Level Synthesis-Generated Applications., , , and . IEEE Trans. Computers, 70 (12): 2056-2069 (2021)