( en | de | ru )

 

Disambiguation of "Boybat, Irem"

Author of the publication

copydeleteadd this publication to your clipboard
Large-scale neural networks implemented with Non-Volatile Memory as the synaptic weight element: Impact of conductance response.

, , , , , , , , , and . ESSDERC, page 440-443. IEEE, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Irem Ceylan

Experimentelle Escherichia-(E.)-coli-Epididymitis bei Ratten: Auswirkung der Antibiotikatherapie auf die Begleitorchitis unter besonderer Berücksichtigung der Spermatogenese. Uni Gießen, (2009)

Irem Stratmann

Tengiz Iremadze

Irem Aktug

Irem Karliova

 

Other publications of authors with the same name

Neuromorphic computing with multi-memristive synapses., , , , , , , , , and . CoRR, (2017)A Precision-Optimized Fixed-Point Near-Memory Digital Processing Unit for Analog In-Memory Computing., , , , , , and . CoRR, (2024)ALPINE: Analog In-Memory Acceleration with Tight Processor Integration for Deep Learning., , , , , , , , and . CoRR, (2022)Architecting more than Moore: wireless plasticity for massive heterogeneous computer architectures (WiPLASH)., , , , , , , , , and 12 other author(s). CF, page 191-193. ACM, (2021)Architectures and Circuits for Analog-memory-based Hardware Accelerators for Deep Neural Networks (Invited)., , , , , , , , , and 13 other author(s). ISCAS, page 1-5. IEEE, (2023)Non-volatile memory as hardware synapse in neuromorphic computing: A first look at reliability issues., , , and . IRPS, page 6. IEEE, (2015)Equivalent-accuracy accelerated neural-network training using analogue memory., , , , , , , , , and 4 other author(s). Nat., 558 (7708): 60-67 (2018)A Heterogeneous and Programmable Compute-In-Memory Accelerator Architecture for Analog-AI Using Dense 2-D Mesh., , , , , , , , , and 5 other author(s). IEEE Trans. Very Large Scale Integr. Syst., 31 (1): 114-127 (2023)End-to-End DNN Inference on a Massively Parallel Analog In Memory Computing Architecture., , , , , , and . DATE, page 1-6. IEEE, (2023)Mushroom-Type phase change memory with projection liner: An array-level demonstration of conductance drift and noise mitigation., , , , , , , , , and 21 other author(s). IRPS, page 1-6. IEEE, (2021)