Author of the publication

A 90mW/GFlop 3.4GHz Reconfigurable Fused/Continuous Multiply-Accumulator for Floating-Point and Integer Operands in 65nm.

, , , , , , and . VLSI Design, page 252-257. IEEE Computer Society, (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Abstraction Techniques for Validation Coverage Analysis and Test Generation., , and . IEEE Trans. Computers, 47 (1): 2-14 (1998)Abstraction of data path registers for multilevel verification of large circuits., , , and . Great Lakes Symposium on VLSI, page 11-14. IEEE, (1994)A Unified Framework for Design Validation and Manufacturing Test., , and . ITC, page 875-884. IEEE Computer Society, (1996)Verification of Circuits Described in VHDL through Extraction of Design Intent., , , and . VLSI Design, page 417-420. IEEE Computer Society, (1994)A 2 Tb/s 6 , ˟, 4 Mesh Network for a Single-Chip Cloud Computer With DVFS in 45 nm CMOS., , , , , , , , and . IEEE J. Solid State Circuits, 46 (4): 757-766 (2011)Coverage Estimation for Symbolic Model Checking., , , and . DAC, page 300-305. ACM Press, (1999)A 6.2-GFlops Floating-Point Multiply-Accumulator With Conditional Normalization., , , and . IEEE J. Solid State Circuits, 41 (10): 2314-2323 (2006)An 80-Tile Sub-100-W TeraFLOPS Processor in 65-nm CMOS., , , , , , , , , and 5 other author(s). IEEE J. Solid State Circuits, 43 (1): 29-41 (2008)Automated verification of temporal properties specified as state machines in VHDL., , and . Great Lakes Symposium on VLSI, page 100-105. IEEE Computer Society, (1995)Guest Editors' Introduction: Tackling Key Problems in NoCs., , and . IEEE Des. Test Comput., 25 (5): 400-401 (2008)