( en | de | ru )

 

Disambiguation of "Harjani, Ramesh"

Author of the publication

copydeleteadd this publication to your clipboard
Enhanced analytic noise model for RF CMOS design.

, and . CICC, page 383-386. IEEE, (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Ramesh Ummanni

Ramesh Sharma

Ramesh Sheth

Ramesh Boggula

Ramesh Samanta

 

Other publications of authors with the same name

Design of Low Power Integrated Radios for Emerging Standards, and . Springer, (2020)Constructive Common-Centroid Placement and Routing for Binary-Weighted Capacitor Arrays., , , , , and . DATE, page 166-171. IEEE, (2022)A 2.4GHz IEEE 802.15.6 Compliant 1.52nJ/bit TX & 1.32nJ/bit RX Multiband Transceiver for Low Power Standards., and . ICECS, page 821-824. IEEE, (2018)A 1GHz signal bandwidth 4-channel-I/Q polyphase-FFT filter bank., and . ESSCIRC, page 355-358. IEEE, (2016)A CMOS high efficiency +22 dBm linear power amplifier., and . CICC, page 557-560. IEEE, (2004)On the selection of on-chip inductors for the optimal VCO design., , and . CICC, page 277-280. IEEE, (2004)A Multi-Mode DC-DC Converter for Direct Battery-to-Silicon High Tension Power Delivery in 65nm CMOS., and . CICC, page 1-4. IEEE, (2019)A unified framework for capacitive series-parallel DC-DC converter design., and . CICC, page 1-8. IEEE, (2014)High linearity PVT tolerant 100MS/s rail-to-rail ADC driver with built-in sampler in 65nm CMOS., and . CICC, page 1-4. IEEE, (2014)The ALIGN Open-Source Analog Layout Generator: v1.0 and Beyond (Invited talk)., , , , , , , , , and 3 other author(s). ICCAD, page 54:1-54:2. IEEE, (2020)