Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A Circuit Attention Network-Based Actor-Critic Learning Approach to Robust Analog Transistor Sizing., , , , , , and . MLCAD, page 1-6. IEEE, (2021)Are Analytical Techniques Worthwhile for Analog IC Placement?, , , , , , and . DATE, page 154-159. IEEE, (2022)Mapping Large Scale Finite Element Computing on to Wafer-Scale Engines., , , , and . ASP-DAC, page 147-153. IEEE, (2022)Machine Learning Techniques in Analog Layout Automation., , , , , , , , , and 3 other author(s). ISPD, page 71-72. ACM, (2021)A Customized Graph Neural Network Model for Guiding Analog IC Placement., , , , , , , and . ICCAD, page 135:1-135:9. IEEE, (2020)MMM: Machine Learning-Based Macro-Modeling for Linear Analog ICs and ADC/DACs., , , , , and . MLCAD, page 1-6. IEEE, (2023)The ALIGN Open-Source Analog Layout Generator: v1.0 and Beyond (Invited talk)., , , , , , , , , and 3 other author(s). ICCAD, page 54:1-54:2. IEEE, (2020)Fully Automated Machine Learning Model Development for Analog Placement Quality Prediction., , , , , , and . ASP-DAC, page 58-63. ACM, (2023)Exploring a Machine Learning Approach to Performance Driven Analog IC Placement., , , , , , , and . ISVLSI, page 24-29. IEEE, (2020)Performance-driven Wire Sizing for Analog Integrated Circuits., , , , , , and . ACM Trans. Design Autom. Electr. Syst., 28 (2): 19:1-19:23 (March 2023)