( en | de | ru )

 

Disambiguation of "Núñez, Antonio"

Author of the publication

copydeleteadd this publication to your clipboard
A unified system-level modeling and simulation environment for MPSoC design: MPEG-4 decoder case study.

, , , , and . DATE, page 474-479. European Design and Automation Association, Leuven, Belgium, (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Antonio Nunez

Marco Núñez-Müller

Ismael Núñez-Riboni

Ignacio Javier Núñez Zorriqueta

Tomás Núñez

 

Other publications of authors with the same name

Efficient FPGA implementation of a high-quality super-resolution algorithm with real-time performance., , and . IEEE Trans. Consumer Electron., 57 (2): 664-672 (2011)A Scalable Communication Platform for High Performance Multimedia Applications., , and . ESTIMedia, page 134-140. (2003)Letter from the short notes editors, Euromicro '92., and . Microprocess. Microprogramming, 37 (1-5): v (1993)Embedded Systems for Portable and Mobile Video Platforms., , , and . EURASIP J. Embed. Syst., (2007)Quantitative study of the impact of design and synthesis options on processor core performance., and . IEEE Trans. Very Large Scale Integr. Syst., 9 (3): 461-473 (2001)Advances in video coding for hand-held device implementation in networked electronic media.. J. Real Time Image Process., 1 (1): 9-23 (2006)A unified system-level modeling and simulation environment for MPSoC design: MPEG-4 decoder case study., , , , and . DATE, page 474-479. European Design and Automation Association, Leuven, Belgium, (2006)Low Power Techniques for Digital GaAs VLSI., , , , , and . Great Lakes Symposium on VLSI, page 321-324. IEEE Computer Society, (1999)Noise margin enhancement in GaAs ROM's using current mode logic., , , and . IEEE J. Solid State Circuits, 32 (4): 592-597 (1997)A scalable single-chip multi-processor architecture with on-chip RTOS kernel., , , , and . J. Syst. Archit., 49 (12-15): 619-639 (2003)